This is the third post in the Full Adder series. The first post explored ways to code the abstract model of a full-adder. The second post explored one way to code a simulation of a physical system (where the models are of the components of the system).
This post explores another gate-based model, but one with only one type of gate. This simulation is close to being transistor-level.